Result: Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems
School of Computer Science, IPM, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran, Islamic Republic of
School of ECE, College of Engineering, University of Tehran, Tehran, Iran, Islamic Republic of
Computer Engineering Department, Ferdowsi University of Mashhad, Mashhad, Iran, Islamic Republic of
CC BY 4.0
Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS
Electronics
Further Information
Temperature and power are two major issues for multiple supply voltage (MSV)-aware embedded systems that due to their different physical behavior are required to be considered together in the system design especially in applications with hard real-time constraints. In such applications critical path characteristics of a task graph play a key role in finding an MSV-aware floorplan that attempts to optimize temperature and power simultaneously. In this paper, we propose a multi-objective optimization framework to find an MSV-aware floorplan that satisfies these objectives simultaneously in the embedded system design process. This framework is based on integer linear programming (ILP) formulation which is further enhanced with a simulated annealing technique to reduce the complexity of the problem and thus execution time of it. As a trade-off between accuracy and execution time, a heuristic algorithm is also presented for scenarios with rather large design space where finding the optimal solution or Pareto optimal set is a formidable task and time consuming. The experimental results show that the proposed framework suggests floorplans that are more power-efficient compared to the cases that only attempt to optimize the temperature and attains lower temperature compared to the cases that only optimize the power. These results confirm the effectiveness of the proposed approach. Moreover, an interesting and counter-intuitive finding is that by increasing the supply voltage magnitude of the MSV-chip the total power and peak temperature not only do not increase but also decrease in some scenarios. This is due to the impacts of the critical paths of the application graph. .