Hardware design of a FPGA-based synchronizer for Hiperlan/2 - CANET, Ma José; VICEDO, Felip; ALMENAR, Vicenc; VALLS, Javier; DE LIMA, Eduardo R (FPL 2004 : field-programmable logic and applications (Antwerp, 30 August - 1 September 2004), 2004)
text